MCIMX6U6AVM08AC NXPの
| 利用できる |
MCIMX6U6AVM08AC NXP
i.MX 6Solo/6DualLite プロセッサは、Arm Cortex-A9 MPCore プラットフォームをベースとしており、次の機能を備えています。
• The i.MX 6Solo supports single Arm Cortex-A9 MPCore (with TrustZone)
• The i.MX 6DualLite supports dual Arm Cortex-A9 MPCore (with TrustZone)
• The core configuration is symmetric, where each core includes:
— 32 KByte L1 Instruction Cache
— 32 KByte L1 Data Cache
— Private Timer and Watchdog
— Cortex-A9 NEON MPE (Media Processing Engine) Co-processor
Arm Cortex-A9 MPCoreコンプレックスには、次のものが含まれます。
• General Interrupt Controller (GIC) with 128 interrupt support
• Global Timer
• Snoop Control Unit (SCU)
• 512 KB unified I/D L2 cache:
— Used by one core in i.MX 6Solo
— Shared by two cores in i.MX 6DualLite
• Two Master AXI bus interfaces output of L2 cache
• Frequency of the core (including NEON and L1 cache), as per Table 8.
• NEON MPE coprocessor
— SIMD Media Processing Architecture
— NEON register file with 32x64-bit general-purpose registers
— NEON Integer execute pipeline (ALU, Shift, MAC)
— NEON dual, single-precision floating point execute pipeline (FADD, FMUL)
— NEON load/store and permute pipeline
SoC レベルのメモリ システムは、次の追加コンポーネントで構成されています。
— Boot ROM, including HAB (96 KB)
— Internal multimedia / shared, fast access RAM (OCRAM, 128 KB)
— Secure/non-secure RAM (16 KB)
i.MX 6Solo/6DualLite プロセッサは、Arm Cortex-A9 MPCore プラットフォームをベースとしており、次の機能を備えています。
• The i.MX 6Solo supports single Arm Cortex-A9 MPCore (with TrustZone)
• The i.MX 6DualLite supports dual Arm Cortex-A9 MPCore (with TrustZone)
• The core configuration is symmetric, where each core includes:
— 32 KByte L1 Instruction Cache
— 32 KByte L1 Data Cache
— Private Timer and Watchdog
— Cortex-A9 NEON MPE (Media Processing Engine) Co-processor
Arm Cortex-A9 MPCoreコンプレックスには、次のものが含まれます。
• General Interrupt Controller (GIC) with 128 interrupt support
• Global Timer
• Snoop Control Unit (SCU)
• 512 KB unified I/D L2 cache:
— Used by one core in i.MX 6Solo
— Shared by two cores in i.MX 6DualLite
• Two Master AXI bus interfaces output of L2 cache
• Frequency of the core (including NEON and L1 cache), as per Table 8.
• NEON MPE coprocessor
— SIMD Media Processing Architecture
— NEON register file with 32x64-bit general-purpose registers
— NEON Integer execute pipeline (ALU, Shift, MAC)
— NEON dual, single-precision floating point execute pipeline (FADD, FMUL)
— NEON load/store and permute pipeline
SoC レベルのメモリ システムは、次の追加コンポーネントで構成されています。
— Boot ROM, including HAB (96 KB)
— Internal multimedia / shared, fast access RAM (OCRAM, 128 KB)
— Secure/non-secure RAM (16 KB)
Please make sure your contact information is correct. Your message will be sent directly to the recipient(s) and will not be publicly displayed. We will never distribute or sell your personal information to third parties without your express permission.
